
## SYSTEM-LEVEL POWER/ENERGY OPTIMIZATION

- **1. Sources of Power Dissipation**
- 2. Reducing Power Consumption
- 3. System Level Power Optimization
- 4. Dynamic Power Management
- 5. Mapping and Scheduling for Low Energy
- 6. Real-Time Scheduling with Dynamic Voltage Scaling



## Why is Power Consumption an Issue?

- Portable systems: battery life time!
- Systems with limited power budget: Mars Pathfinder, autonomous helicopter, ...
- Desktops and servers: high power consumption
  - raises temperature and deteriorates performance & reliability
  - increases the need for expensive cooling mechanisms
- One main difficulty with developing high performance chips is heat extraction.
- High power consumption has economical and ecological consequences.

$$P = \frac{1}{2} \times C \times V_{DD}^2 \times f \times N_{SW} + Q_{SC} \times V_{DD} \times f \times N_{SW} + I_{leak} \times V_{DD}$$

- **C** = node capacitances
- N<sub>SW</sub> = switching activities (number of gate transitions per clock cycle)
- f = frequency of operation

- V<sub>DD</sub> = supply voltage
- Q<sub>SC</sub> = charge carried by short circuit current per transition

dynamic

$$P = \frac{1}{2} \times C \times V_{DD}^2 \times f \times N_{SW} + Q_{SC} \times V_{DD} \times f \times N_{SW} + I_{leak} \times V_{DD}$$

- C = node capacitances
- N<sub>SW</sub> = switching activities (number of gate transitions per clock cycle)
- f = frequency of operation

- V<sub>DD</sub> = supply voltage
- Q<sub>SC</sub> = charge carried by short circuit current per transition


dynamic

$$P = \frac{1}{2} \times C \times V_{DD}^2 \times f \times N_{SW} + Q_{SC} \times V_{DD} \times f \times N_{SW} + I_{leak} \times V_{DD}$$

Switching power Power required to charge/discharge circuit nodes Short-circ. power Dissipation due to short-circuit current


- **C** = node capacitances
- N<sub>SW</sub> = switching activities (number of gate transitions per clock cycle)
- **f** = frequency of operation

- V<sub>DD</sub> = supply voltage
- Q<sub>SC</sub> = charge carried by short circuit current per transition



- **C** = node capacitances
- N<sub>SW</sub> = switching activities (number of gate transitions per clock cycle)
- f = frequency of operation

- V<sub>DD</sub> = supply voltage
- Q<sub>SC</sub> = charge carried by short circuit current per transition



• Earlier:


Leakage power has been considered negligible compared to dynamic.

Today:


Total dissipation from leakage is approaching the total from dynamic.

As transistor sizes shrink:


Leakage power becomes significant.



 <u>Leakage power</u> is consumed even if the circuit is idle (standby). The only way to avoid is decoupling from power.



- Leakage power is consumed even if the circuit is idle (standby). The only way to avoid is decoupling from power.
- <u>Short circuit power</u> is up to 10% of total.



- <u>Leakage power</u> is consumed even if the circuit is idle (standby). The only way to avoid is decoupling from power.
- **Short circuit power** can be around 10% of total.
- **Switching power** is still the main source of power consumption.

$$P = \frac{1}{2} \times C \times V_{DD}^2 \times f \times N_{SW}$$

$$E = P \times t = \frac{1}{2} \times C \times V_{DD}^2 \times N_{CY} \times N_{SW}$$

#### **N**<sub>CY</sub> = number of cycles needed for the particular task.

$$P = \frac{1}{2} \times C \times V_{DD}^2 \times f \times N_{SW}$$

$$E = P \times t = \frac{1}{2} \times C \times V_{DD}^2 \times N_{CY} \times N_{SW}$$

N<sub>CY</sub> = number of cycles needed for the particular task.

- In certain situations we are concerned about power consumption:
  - heat dissipation, cooling:
  - physical deterioration due to temperature.
- Sometimes we want to reduce total energy consumed:
  - battery life.

$$P = \frac{1}{2} \times C \times V_{DD}^2 \times f \times N_{SW}$$

$$E = P \times t = \frac{1}{2} \times C \times V_{DD}^2 \times N_{CY} \times N_{SW}$$

- Reducing power/energy consumption:
  - Reduce supply voltage

$$P = \frac{1}{2} \times C \times V_{DD}^{2} \times f \times N_{SW}$$
$$E = P \times t = \frac{1}{2} \times C \times V_{DD}^{2} \times N_{CY} \times N_{SW}$$

#### Reducing power/energy consumption:

- Reduce supply voltage
- Reduce switching activity

$$P = \frac{1}{2} \underbrace{\times C} \underbrace{\times V_{DD}^2}_{DD} \times f \times N_{SW}$$

$$E = P \times t = \frac{1}{2} \times C \times V_{DD}^2 \times N_{CY} \times N_{SW}$$

Reducing power/energy consumption:

- Reduce supply voltage
- Reduce switching activity
- Reduce capacitance

$$P = \frac{1}{2} \times C \times V_{DD}^2 \times f \times N_{SW}$$

$$E = P \times t = \frac{1}{2} \times C \times V_{DD}^2 \times N_{SW}$$

Reducing power/energy consumption:

- Reduce supply voltage
- Reduce switching activity
- Reduce capacitance
- Reduce number of cycles

## **System Level Power/Energy Optimization**

Dynamic techniques: applied at run time.


These techniques are applied at run-time in order to reduce power consumption by exploiting idle or low-workload periods.


- Static techniques: applied at design time.
  - Compilation for low power: instruction selection considering their power profile, data placement in memory, register allocation.
  - Algorithm design: find the algorithm which is the most power-efficient.
  - Task mapping and scheduling.

### **System Level Power/Energy Optimization**

Three techniques will be discussed:


- 1. Dynamic power management: a dynamic technique.
- 2. Task mapping: a static technique.
- 3. Task scheduling with dynamic power scaling: static & dynamic.





#### **Decisions**:

- Switching among multiple power states:
  - idle
  - sleep
  - run
- Switching among multiple frequencies and voltage levels.



#### **Decisions**:


- Switching among multiple power states:
  - idle
  - sleep
  - run
- Switching among multiple frequencies and voltage levels.

#### <u>Goal</u>:

- Energy optimization
- QoS constraints satisfied


**Intel Xscale Processor** 

- RUN: operational
- IDLE: Clocks to the CPU are disabled; recovery is through interrupt.
- SLEEP: Mainly powered off; recovery through wake-up event.
- Other intermediate states: DEEP IDLE, STANDBY, DEEP SLEEP




#### **Intel Xscale Processor**

- RUN: operational
- IDLE: Clocks to the CPU are disabled; recovery is through interrupt.
- SLEEP: Mainly powered off; recovery through wake-up event.
- Other intermediate states: DEEP IDLE, STANDBY, DEEP SLEEP




- When there are requests for a device → the device is *busy*; otherwise it is *idle*.
- When the device is idle, it can be shut down to enter a low-power sleeping state.


- When there are requests for a device → the device is *busy*; otherwise it is *idle*.
- When the device is idle, it can be shut down to enter a low-power sleeping state.




- When there are requests for a device → the device is *busy*; otherwise it is *idle*.
- When the device is idle, it can be shut down to enter a low-power sleeping state.



- When there are requests for a device P the device is busy; otherwise it is idle.
- When the device is idle, it can be shut down to enter a low-power sleeping state.




- When there are requests for a device P the device is busy; otherwise it is idle.
- When the device is idle, it can be shut down to enter a low-power sleeping state.



- Changing the power state takes time and extra energy.
  - T<sub>sd</sub> : shutdown delay
  - T<sub>wu</sub> : wake-up delay

Send the device to sleep only if the saved energy justifies the overhead!


- When there are requests for a device P the device is busy; otherwise it is idle.
- When the device is idle, it can be shut down to enter a low-power sleeping state.



- The main Problems:
  - Don't shut down such that delays occur too frequently.
  - Don't shut down such that the savings due to the sleeping are smaller than the energy overhead of the state changes.

## **Power Management Policies**


- When there are requests for a device P the device is busy; otherwise it is idle.
- When the device is idle, it can be shut down to enter a low-power sleeping state.



- Power management policies are concerned with predictions of idle periods:
  - <u>For shut-down</u>: try to predict how long the idle period will be in order to decide if a shut-down should be performed.
  - For wake-up: try to predict when the idle period ends, in order to avoid user delays due to T<sub>wu</sub>. - Very difficult!


## **Time-out Policy**

It is assumed that, after a device is idle for a period t, it will stay idle for at least a period which makes it efficient to shut down.



## **Time-out Policy**

- It is assumed that, after a device is idle for a period t, it will stay idle for at least a period which makes it efficient to shut down.
- <u>Drawback</u>: you waste energy during the period t (compared to instantaneous shut-down).




#### Policies:

- Fixed time-out period: you set the value of t, which stays constant.
- Adjusted at run-time: increase or decrease t, depending on the length of previous idle periods.

## **Predictive Policy**

The length of an idle period is predicted. If the predicted idle period is long enough, the shut-down is performed immediately (time interval t = 0).




## **Example: A Very Simple Predictive Policy**

This is just a very particular example! This policy has been proposed for a very particular application, after intensive experiments. This policy might not work for any other application!


## **Example: A Very Simple Predictive Policy**

- This is just a very particular example! This policy has been proposed for a very particular application, after intensive experiments. This policy might not work for any other application!
- Measurements on the particular application, have shown an L-shaped distribution for: Idle Period Previous Busy Period



# **Example: A Very Simple Predictive Policy**

- This is just a very particular example! This policy has been proposed for a very particular application, after intensive experiments. This policy might not work for any other application!
- Measurements on the particular application, have shown an L-shaped distribution for: Idle Period Previous Busy Period



#### **Advanced Predictive Policies**


- In the previous example the authors were very lucky!
  - One single application is running on the platform.
  - By profiling, they were able to draw a *very simple* conclusion regarding the run-time behaviour, expressed by that "L-shape" diagram.

- Most often the situation is not that simple:
  - We do not know in advance all application running on the system;
  - The behaviour of the applications changes during run-time, depending on environment and input data.

More advanced run-time prediction techniques have to be applied like e.g. based on statistics, stochastic modelling, and machine learning


#### **Dynamic Power Management (DPM)**

- For many embedded systems DPM techniques, like presented before, are not appropriate:
  - They have time constraints → we have to keep deadlines (usually we cannot afford shut-down and wake-up times).
  - The OS is simple&fast → no sophisticated run-time techniques.
  - The application is known at design time → we know a lot about the application and optimize already at design time.



mp3 mp4 Pla mp Bus

Platform with two microprocessors mp3 and mp4, and a communication bus



m**p3:** t<sub>1</sub>, t<sub>3</sub>, t<sub>6</sub>, t<sub>7</sub>, t<sub>8</sub>. m**p4:** t<sub>2</sub>, t<sub>4</sub>, t<sub>5</sub>.

t1

t3

t7

(t<sub>6</sub>)

t5

t8

ť2

t4

**Communication times and energy:** 

Task	WCET		Energy	
	mp3	mp4	mp3	mp4
$t_1$	5	6	5	3
$t_2$	7	9	8	4
t <sub>3</sub>	5	6	5	3
$t_4$	8	10	6	4
<b>t</b> <sub>5</sub>	10	11	8	6
t <sub>6</sub>	17	21	15	10
<b>t</b> <sub>7</sub>	10	14	8	7
$t_8$	15	19	14	9


t1


t5

t8

ť2

(t4





mp4

3

4

3

4

6

10

7

9

t1

t3


ť7

t5


t8

ť2


t4



#### **Execution time: 52; Energy consumed: 75**




Bus



t2

(t4

Tas k	WCET		Energy	
	mp3	mp4	mp3	mp4
$t_1$	5	6	5	3
$t_2$	7	9	8	4
t <sub>3</sub>	5	6	5	3
$t_4$	8	10	6	4
<b>t</b> <sub>5</sub>	10	11	8	6
t <sub>6</sub>	17	21	15	10
<b>t</b> <sub>7</sub>	10	14	8	7
t <sub>8</sub>	15	19	14	9



t1

t3


ť7

t5


t8


 $t_2$ 

t4



#### **Execution time: 57; Energy consumed: 70**





**The second mapping with** t<sub>8</sub> on mp4 consumes less energy;

• Assume that we have a maximum allowed delay = 60.

This second mapping is preferable, even if it is slower!

- The energy consumed by a task, due to switching power:
  - $E = \frac{1}{2} \times C \times V_{DD}^2 \times N_{CY} \times N_{SW}$

 $N_{SW}$  = number of gate transitions per clock cycle.  $N_{CY}$  = number of cycles needed for the task.

The energy consumed by a task, due to switching power:

 $E = \frac{1}{2} \times C \times V_{DD}^2 \times N_{CY} \times N_{SW}$ 

 $N_{SW}$  = number of gate transitions per clock cycle.  $N_{CY}$  = number of cycles needed for the task.

- Reducing supply voltage V<sub>DD</sub> is the efficient way to reduce energy consumption.
  - The frequency at which the processor can be operated depends on V<sub>DD</sub>:

 $f = k \times \frac{(V_{DD} - V_t)^2}{V_{DD}}$ , *k*: circuit dependent constant; *V<sub>t</sub>*: threshold voltage.

The energy consumed by a task, due to switching power:

 $E = \frac{1}{2} \times C \times V_{DD}^2 \times N_{CY} \times N_{SW}$ 

 $N_{SW}$  = number of gate transitions per clock cycle.  $N_{CY}$  = number of cycles needed for the task.

- Reducing supply voltage V<sub>DD</sub> is the efficient way to reduce energy consumption.
  - The frequency at which the processor can be operated depends on V<sub>DD</sub>:

 $f = k \times \frac{(V_{DD} - V_t)^2}{V_{DD}}$ , *k*: circuit dependent constant; *V<sub>t</sub>*: threshold voltage.

• The execution time of the task:  $t_{exe} = N_{CY} \times \frac{V_{DD}}{k \times (V_{DD} - V_t)^2}$ 

**Depends on V<sub>DD</sub>!** 

The (classical) scheduling problem:

Which task to execute at a certain moment on a certain processor so that time constraints are fulfilled?

• The (classical) scheduling problem:

Which task to execute at a certain moment on a certain processor so that time constraints are fulfilled?

The scheduling problem with voltage scaling:

Which task to execute at a certain moment on a certain processor, *and at which voltage level*, so that time constraints are fulfilled and *energy consumption is minimised*?

• The (classical) scheduling problem:


Which task to execute at a certain moment on a certain processor so that time constraints are fulfilled?

The scheduling problem with voltage scaling:


Which task to execute at a certain moment on a certain processor, *and at which voltage level*, so that time constraints are fulfilled and *energy consumption is minimised*?

<u>The problem</u>: reducing supply voltage extends execution time!

#### **Variable Voltage Processors**




#### **Variable Voltage Processors**




- Several supply voltage levels are available.
- Supply voltage can be changed during run-time.
- Frequency is adjusted to the current supply voltage.

- We consider a single task t:
  - total computation: 10<sup>9</sup> execution cycles.
  - deadline: 25 seconds.
  - processor nominal (maximum) voltage: 5V.
  - energy: 40 nJ/cycle at nominal voltage.
  - processor speed: 50MHz (50×10<sup>6</sup> cycles/sec) at nominal voltage.


- We consider a single task t:
  - total computation: 10<sup>9</sup> execution cycles.
  - deadline: 25 seconds.
  - processor nominal (maximum) voltage: 5V.
  - energy: 40 nJ/cycle at nominal voltage.
  - processor speed: 50MHz (50×10<sup>6</sup> cycles/sec) at nominal voltage.



- We consider a single task t:
  - total computation: 10<sup>9</sup> execution cycles.
  - deadline: 25 seconds.
  - processor nominal (maximum) voltage: 5V.
  - energy: 40 nJ/cycle at nominal voltage; at 2.5V: 40×2.5<sup>2</sup>/5<sup>2</sup>=10nJ/cycle
  - processor speed: 50MHz (50×10<sup>6</sup> cycles/sec) at nominal voltage; at 2.5V: 50×2.5/5 = 25MHz (25×10<sup>6</sup> cycles/sec).




- We consider a single task t:
  - total computation: 10<sup>9</sup> execution cycles.
  - deadline: 25 seconds.
  - processor nominal (maximum) voltage: 5V.
  - energy: 40 nJ/cycle at nominal voltage; at 2.5V: 40×2.5<sup>2</sup>/5<sup>2</sup>=10nJ/cycle
  - processor speed: 50MHz (50×10<sup>6</sup> cycles/sec) at nominal voltage; at 2.5V: 50×2.5/5 = 25MHz (25×10<sup>6</sup> cycles/sec).




- We consider a single task t:
  - total computation: 10<sup>9</sup> execution cycles.
  - deadline: 25 seconds.
  - processor nominal (maximum) voltage: 5V.
  - energy: 40 nJ/cycle at nominal voltage; at 2.5V: 40×2.5<sup>2</sup>/5<sup>2</sup>=10nJ/cycle
  - processor speed: 50MHz (50×10<sup>6</sup> cycles/sec) at nominal voltage; at 2.5V: 50×2.5/5 = 25MHz (25×10<sup>6</sup> cycles/sec).

Let's try a different solution!


- We consider a single task t:
  - total computation: 10<sup>9</sup> execution cycles.
  - deadline: 25 seconds.
  - processor nominal (maximum) voltage: 5V.
  - energy: 40 nJ/cycle at nominal voltage; at 4V: 40×4<sup>2</sup>/5<sup>2</sup>=25nJ/cycle
  - processor speed: 50MHz ( $50 \times 10^6$  cycles/sec) at nominal voltage; at 4V:  $50 \times 4/5 = 40MHz$  ( $40 \times 10^6$  cycles/sec).




- We consider a single task t:
  - total computation: 10<sup>9</sup> execution cycles.
  - deadline: 25 seconds.
  - processor nominal (maximum) voltage: 5V.
  - energy: 40 nJ/cycle at nominal voltage; at 4V: 40×4<sup>2</sup>/5<sup>2</sup>=25nJ/cycle
  - processor speed: 50MHz ( $50 \times 10^6$  cycles/sec) at nominal voltage; at 4V:  $50 \times 4/5 = 40$ MHz ( $40 \times 10^6$  cycles/sec).




- We consider a single task t:
  - total computation: 10<sup>9</sup> execution cycles.
  - deadline: 25 seconds.
  - processor nominal (maximum) voltage: 5V.
  - energy: 40 nJ/cycle at nominal voltage; at 4V: 40×4<sup>2</sup>/5<sup>2</sup>=25nJ/cycle



- We consider two tasks t<sub>1</sub> and t<sub>2</sub>:
  - Computation  $t_1$ : 250×10<sup>6</sup> execution cycles;  $t_2$ : 750×10<sup>6</sup> execution cycles
  - deadline: 25 seconds.
  - processor nominal (maximum) voltage: 5V.
  - energy: 40 nJ/cycle at nominal voltage; at 4V:  $40 \times 4^2/5^2 = 25$ nJ/cycle
  - processor speed: 50MHz ( $50 \times 10^6$  cycles/sec) at nominal voltage; at 4V:  $50 \times 4/5 = 40$ MHz ( $40 \times 10^6$  cycles/sec).



- We consider two tasks t<sub>1</sub> and t<sub>2</sub>:
  - Computation  $t_1$ : 250×10<sup>6</sup> execution cycles;  $t_2$ : 750×10<sup>6</sup> execution cycles
  - deadline: 25 seconds.
  - processor nominal (maximum) voltage: 5V.
  - energy: 40 nJ/cycle at nominal voltage; at 4V: 40×4<sup>2</sup>/5<sup>2</sup>=25nJ/cycle
  - processor speed: 50MHz ( $50 \times 10^6$  cycles/sec) at nominal voltage; at 4V:  $50 \times 4/5 = 40$ MHz ( $40 \times 10^6$  cycles/sec).



- Energy consumed by a task:
  - $E = \frac{1}{2} \times C \times V_{DD}^2 \times N_{CY} \times N_{SW}$

- N<sub>SW</sub> = number of gate transitions per clock cycle.
- C = switched capacitance per clock cycle.
- Average energy consumed by task per cycle:


$$E_{CY} = \frac{1}{2} \times C \times V_{DD}^2 \times N_{SW}$$

• Often tasks differ from each other in terms of executed operations  $\rightarrow$   $N_{SW}$  and C differ from one task to the other.

The average energy consumed per cycle differs from task to task.


- We consider two tasks t<sub>1</sub> and t<sub>2</sub>:
  - Computation  $t_1$ : 250×10<sup>6</sup> execution cycles;  $t_2$ : 750×10<sup>6</sup> execution cycles
  - deadline: 25 seconds.
  - processor nominal (maximum) voltage: 5V.
  - processor speed:  $50MHz (50 \times 10^6 \text{ cycles/sec})$  at nominal voltage; at 4V:  $50 \times 4/5 = 40MHz (40 \times 10^6 \text{ cycles/sec})$ . at 2.5V:  $50 \times 2.5/5 = 25MHz (25 \times 10^6 \text{ cycles/sec})$ .
  - Energy t<sub>1</sub>
    50 nJ/cycle at V<sub>DD</sub> = 5V.
    32 nJ/cycle at V<sub>DD</sub> = 4V.
    12.5 nJ/cycle at V<sub>DD</sub> = 2.5V.

• Energy  $t_2$ 12.5 nJ/cycle at V<sub>DD</sub> = 5V. 8 nJ/cycle at V<sub>DD</sub> = 4V. 3 nJ/cycle at V<sub>DD</sub> = 2.5V.




- We consider two tasks t<sub>1</sub> and t<sub>2</sub>:
  - Computation  $t_1$ : 250×10<sup>6</sup> execution cycles;  $t_2$ : 750×10<sup>6</sup> execution cycles
  - deadline: 25 seconds.
  - processor nominal (maximum) voltage: 5V.
  - processor speed:  $50MHz (50 \times 10^6 \text{ cycles/sec})$  at nominal voltage; at 4V:  $50 \times 4/5 = 40MHz (40 \times 10^6 \text{ cycles/sec})$ . at 2.5V:  $50 \times 2.5/5 = 25MHz (25 \times 10^6 \text{ cycles/sec})$ .
  - Energy t<sub>1</sub>
    50 nJ/cycle at V<sub>DD</sub> = 5V.
    32 nJ/cycle at V<sub>DD</sub> = 4V.
    12.5 nJ/cycle at V<sub>DD</sub> = 2.5V.

• Energy  $t_2$ 12.5 nJ/cycle at  $V_{DD}$  = 5V. 8 nJ/cycle at  $V_{DD}$  = 4V. 3 nJ/cycle at  $V_{DD}$  = 2.5V.




- We consider two tasks t<sub>1</sub> and t<sub>2</sub>:
  - Computation  $t_1$ : 250×10<sup>6</sup> execution cycles;  $t_2$ : 750×10<sup>6</sup> execution cycles
  - deadline: 25 seconds.
  - processor nominal (maximum) voltage: 5V.
  - processor speed:  $50MHz (50 \times 10^6 \text{ cycles/sec})$  at nominal voltage; at 4V:  $50 \times 4/5 = 40MHz (40 \times 10^6 \text{ cycles/sec})$ . at 2.5V:  $50 \times 2.5/5 = 25MHz (25 \times 10^6 \text{ cycles/sec})$ .
  - Energy t<sub>1</sub>
    50 nJ/cycle at V<sub>DD</sub> = 5V.
    32 nJ/cycle at V<sub>DD</sub> = 4V.
    12.5 nJ/cycle at V<sub>DD</sub> = 2.5V.

• Energy  $t_2$ 12.5 nJ/cycle at V<sub>DD</sub> = 5V. 8 nJ/cycle at V<sub>DD</sub> = 4V. 3 nJ/cycle at V<sub>DD</sub> = 2.5V.




- We consider two tasks t<sub>1</sub> and t<sub>2</sub>:
  - Computation  $t_1$ : 250×10<sup>6</sup> execution cycles;  $t_2$ : 750×10<sup>6</sup> execution cycles
  - deadline: 25 seconds.
  - processor nominal (maximum) voltage: 5V.
  - processor speed:  $50MHz (50 \times 10^6 \text{ cycles/sec})$  at nominal voltage; at 4V:  $50 \times 4/5 = 40MHz (40 \times 10^6 \text{ cycles/sec})$ . at 2.5V:  $50 \times 2.5/5 = 25MHz (25 \times 10^6 \text{ cycles/sec})$ .
  - Energy t<sub>1</sub>
    50 nJ/cycle at V<sub>DD</sub> = 5V.
    32 nJ/cycle at V<sub>DD</sub> = 4V.
    12.5 nJ/cycle at V<sub>DD</sub> = 2.5V.

• Energy  $t_2$ 12.5 nJ/cycle at  $V_{DD} = 5V$ . 8 nJ/cycle at  $V_{DD} = 4V$ . 3 nJ/cycle at  $V_{DD} = 2.5V$ .



- We consider two tasks t<sub>1</sub> and t<sub>2</sub>:
  - Computation  $t_1$ : 250×10<sup>6</sup> execution cycles;  $t_2$ : 750×10<sup>6</sup> execution cycles
  - deadline: 25 seconds.
  - processor nominal (maximum) voltage: 5V.
  - processor speed:  $50MHz (50 \times 10^6 \text{ cycles/sec})$  at nominal voltage; at 4V:  $50 \times 4/5 = 40MHz (40 \times 10^6 \text{ cycles/sec})$ . at 2.5V:  $50 \times 2.5/5 = 25MHz (25 \times 10^6 \text{ cycles/sec})$ .
  - Energy t<sub>1</sub>
    50 nJ/cycle at V<sub>DD</sub> = 5V.
    32 nJ/cycle at V<sub>DD</sub> = 4V.
    12.5 nJ/cycle at V<sub>DD</sub> = 2.5V.

• Energy  $t_2$ 12.5 nJ/cycle at V<sub>DD</sub> = 5V. 8 nJ/cycle at V<sub>DD</sub> = 4V. 3 nJ/cycle at V<sub>DD</sub> = 2.5V.



If power consumption per cycle differs from task to task the "basic principle" is no longer true!

Voltage levels have to be reduced with priority for those tasks which have a larger energy consumption per cycle.

 One individual voltage level has to be established for each task, so that deadlines are just satisfied.

#### **Discrete Voltage Levels**

Practical microprocessors can work only at a finite number of discrete voltage levels.

The "ideal" voltage V<sub>ideal</sub>, determined for a certain task does not exist.


#### **Discrete Voltage Levels**


Practical microprocessors can work only at a finite number of discrete voltage levels.

The "ideal" voltage V<sub>ideal</sub>, determined for a certain task does not exist.

A task is supposed to run for time t<sub>exe</sub> at the voltage V<sub>ideal</sub>.
 On the particular processor the two closest available neighbours to V<sub>ideal</sub> are: V<sub>1</sub> < V<sub>ideal</sub> < V<sub>2</sub>.


You have minimised the energy if you run the task for time  $t_1$  at voltage  $V_1$  and for  $t_2$  at voltage  $V_2$ , so that  $t_1 + t_2 = t_{exe}$ .






- **C** = node capacitances
- N<sub>SW</sub> = switching activities (number of gate transitions per clock cycle)
- N<sub>CY</sub> = number of cycles needed for the task.
- f = frequency of operation

- V<sub>DD</sub> = supply voltage
- K<sub>3..5</sub> = technology dependent constants
- L<sub>g</sub> = number of gates
- V<sub>bs</sub> = body-bias voltage
- I<sub>ju</sub> = body junction leakage current





- 1. We don't optimize global energy but only a part of it!
- 2. We can get it even very wrong and increase energy consumption!

